JPS6239538B2 - - Google Patents
Info
- Publication number
- JPS6239538B2 JPS6239538B2 JP54051243A JP5124379A JPS6239538B2 JP S6239538 B2 JPS6239538 B2 JP S6239538B2 JP 54051243 A JP54051243 A JP 54051243A JP 5124379 A JP5124379 A JP 5124379A JP S6239538 B2 JPS6239538 B2 JP S6239538B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- silicon oxide
- layer
- silicon
- epitaxial layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
- H01L21/76235—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls trench shape altered by a local oxidation of silicon process step, e.g. trench corner rounding by LOCOS
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Local Oxidation Of Silicon (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
- Bipolar Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5124379A JPS55143048A (en) | 1979-04-25 | 1979-04-25 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5124379A JPS55143048A (en) | 1979-04-25 | 1979-04-25 | Manufacture of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55143048A JPS55143048A (en) | 1980-11-08 |
| JPS6239538B2 true JPS6239538B2 (en]) | 1987-08-24 |
Family
ID=12881499
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5124379A Granted JPS55143048A (en) | 1979-04-25 | 1979-04-25 | Manufacture of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55143048A (en]) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5871641A (ja) * | 1981-10-23 | 1983-04-28 | Fujitsu Ltd | 半導体装置の製造方法 |
| JP4852277B2 (ja) * | 2005-08-10 | 2012-01-11 | フランスベッド株式会社 | 休息用家具 |
-
1979
- 1979-04-25 JP JP5124379A patent/JPS55143048A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55143048A (en) | 1980-11-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4481706A (en) | Process for manufacturing integrated bi-polar transistors of very small dimensions | |
| EP0083816B1 (en) | Semiconductor device having an interconnection pattern | |
| US4412378A (en) | Method for manufacturing semiconductor device utilizing selective masking, etching and oxidation | |
| JPS62203380A (ja) | 半導体素子の製造方法 | |
| US4871684A (en) | Self-aligned polysilicon emitter and contact structure for high performance bipolar transistors | |
| EP0076106B1 (en) | Method for producing a bipolar transistor | |
| US5319235A (en) | Monolithic IC formed of a CCD, CMOS and a bipolar element | |
| JP3098848B2 (ja) | 自己整合型プレーナモノリシック集積回路縦型トランジスタプロセス | |
| US4343080A (en) | Method of producing a semiconductor device | |
| JPH0630359B2 (ja) | バイポーラトランジスタの製造方法 | |
| JPS6252963A (ja) | バイポ−ラトランジスタの製造方法 | |
| EP0051534B1 (en) | A method of fabricating a self-aligned integrated circuit structure using differential oxide growth | |
| US5411898A (en) | Method of manufacturing a complementary bipolar transistor | |
| JP2587444B2 (ja) | Ｃｍｏｓ技術を用いたバイポーラ・トランジスタとその製造方法 | |
| US20020028551A1 (en) | Method for manufacturing semiconductor integrated circuit device | |
| JPH0241170B2 (en]) | ||
| JPS6239538B2 (en]) | ||
| JP3224320B2 (ja) | 半導体素子の製造方法 | |
| JPH0366815B2 (en]) | ||
| JPH0318738B2 (en]) | ||
| JP2000323665A (ja) | 半導体装置の製法 | |
| JP2745946B2 (ja) | 半導体集積回路の製造方法 | |
| JPH0136709B2 (en]) | ||
| JPH0579186B2 (en]) | ||
| JPH11289082A (ja) | 半導体装置及び半導体装置の製造方法 |